INTRODUCTION
An integral square matrix A is called principally unimodular (PU if every nonsingular principal submatrix is unimodular (that is, has determinant \1). Principal unimodularity was originally studied with regard to skew-symmetric matrices; see [2, 4, 5] ; here we consider symmetric matrices. Our main theorem is a generalization of Tutte's excluded minor characterization of totally unimodular matrices; the generalization arises in the following way: a matrix B is totally unimodular if and only if the matrix (
) is PU. Before stating the main theorem we need to introduce some terminology.
A signing of a symmetric (0, 1)-matrix A=(a ij ) is a symmetric (0, \1)-matrix, say A$=(a$ ij ), such that a ij = |a$ ij |, for all i, j. We are concerned with the symmetric (0, 1)-matrices that admit a signing which is PU; such a signing is called a PU-signing. Let A be a V by V matrix, where V is a finite set. An isomorphism of A is a matrix obtained from A by a relabeling of its ground set V. (Note that isomorphisms freely allow simultaneous row Â -column exchanges.) We denote by A[X ] the principal submatrix of A induced by the set X V. For a set X V such that A[X] is nonsingular, define matrices P, Q, R, S, such that P=A[X ] and A=(
We refer to this operation as a pivot; we are interested in pivoting over the reals and also over GF (2) . We denote the pivot A V X performed over GF (2) by A_X, and we call this a binary pivot. Note that if A is symmetric then A V Y is also symmetric. Let A and B be symmetric (0, 1)-matrices. If there exists a nonsingular, principal submatrix A[X] of A such that B is isomorphic to a principal submatrix of A_X, then we say that A reduces to B. The main result of this paper is the following. ). Therefore, as a corollary of Theorem 1.1, we obtain Tutte's excluded minor characterization of totally unimodular matrices. Corollary 1.2 (Tutte [11, 12] ). Let B be a (0, 1)-matrix, and let A=(
). B cannot be signed to be totally unimodular if and only if A reduces to B 5 .
To prove our result, we consider the class of matrices that do not reduce to B 1 , and then we use a Theorem of Truemper [10] on beta-balanced matrices which gives us the general form of the matrices that do not admit PU-signings. Our original proof of Theorem 1.1 generalized Gerards [9] short proof of Tutte's theorem. By using Truemper's theorem we simplify the final case analysis. 
PRELIMINARIES
Pivoting on principal submatrices was introduced with regard to the linear complementarity problem (see Cottle, Pang, and Stone [8] ). Let A be a V by V matrix, that is, a square matrix whose rows and columns are both indexed by the set V Cottle et al [8, p. 71] 
Let A and B be symmetric (0, 1)-matrices such that A reduces to B. Suppose that A$ is a PU-signing of A. Since A reduces to B, there exists a principal submatrix A[X ] of A that is nonsingular over GF (2) , and B is isomorphic to a principal submatrix of A_X. Since A[X] is nonsingular over GF (2) , det(A$[X ])#1, modulo 2; hence A$[X ] is nonsingular over the reals. By Theorem 2.1, A$ V X is PU, and A$ V X is a signing of A_X. However, since A$ V X is PU, every principal submatrix of A$ V X is PU, in particular, B has a PU-signing. Therefore, the family of symmetric matrices that admit PU-signings is closed under reduction. Then proving that B 1 , ..., B 5 do not admit PU-signings proves Theorem 1.1 in the easy direction; this is left as an exercise for the reader.
Delta-Matroids
Theorem 1.1 can be viewed as an excluded minor characterization for a class of delta-matroids. Let F be a collection of subsets of V. If F satisfies the symmetric exchange axiom (defined below) then M=(V, F) is a delta-matroid (see Bouchet [l] ).
(SEA) For X, Y # F and x # X2Y there exists y # X2Y such that X2[x, y] # F.
Let M=(V, F) be a delta-matroid. It is easy to verify that, for any S V, (V, F 2S) is also a delta-matroid, where F2S=[F2S : F # F]; this operation is referred to as twisting. Also, (V "S, [F V"S: F # F]) is a delta-matroid; we refer to this operation as deletion. Any delta-matroid that comes from M by twisting andÂor deletion is referred to as a minor of M. Theorem 2.2 (Bouchet [3] ). Let A be a symmetric V by V matrix, and define [3] ). A delta-matroid that can be represented by a symmetric PU-matrix is called equable. Deletion and twisting (by feasible sets) are both natural operations for representable delta-matroids. For X V, the delta-matroid obtained by deleting X is M(A[V "X ]), and, for X # F A , the delta-matroid obtained by twisting X is M(A V X).
Let M be a binary delta-matroid (that is, a delta-matroid representable over GF (2)). Theorem 1.1 implies that M is representable by a symmetric PU-matrix if and only if M does not contain a minor isomorphic to M(B i ), for i=1, ..., 5. Bouchet and Duchamp [6] characterized the binary delta-matroids by excluded minors. Therefore we have an excluded minor characterization for the class of equable delta-matroids.
The following theorem shows that equable delta-matroids form a fundamental class of representable delta-matroids. (A referee noticed a gap in the original direct proof of the theorem and indicated how it could be fixed. However for brevity, we shall derive the theorem as a consequence of Theorem 1.1.) Theorem 2.3. Let M=(V, F) be a delta-matroid. The following are equivalent:
(ii) M can be represented over every field by a symmetric matrix, and (iii) M can be represented over both GF (2) and GF(3) by a symmetric matrix.
Proof. That (i) implies (ii), and (ii) implies (iii) is easy. So it suffices to prove that (iii) implies (i). We shall prove the contrapositive.
Let M be a binary delta-matroid, and suppose that M is not equable. Then, by Theorem 1.1, M contains a minor that is isomorphic to one of the binary delta-matroids M(B 1 ), ..., M(B 5 ). It is left to the reader to check that none of M(B 1 ), ..., M(B 5 ) is representable over GF(3) by a symmetric matrix. Hence M cannot be represented over GF(3) by a symmetric matrix. K
Support Graphs
The techniques used in the proof of Theorem 1.1 are mainly graphical. In this section we set up the notation. Let A=(a ij ) be a V by V symmetric matrix, we call V the vertex set of A. If a vv {0 then we call the vertex v a loop-vertex (otherwise v is a nonloop-vertex). We denote the set of loopvertices by V Let G=(V, E) be a graph. If X V then the graph induced by X, denoted G[X ], is the graph obtained by deleting the vertices in V "X from G. We denote by N G (X) the neighbour set of X, that is, the set of vertices in V "X that are adjacent to some vertex in X. For a vertex v, we denote
by A&v. For a graph G$ we denote by V G$ and E G$ its vertex set and edge set.
Let X be a subset of the vertices of A, and let A$ be the matrix obtained by multiplying the rows and columns corresponding to vertices in X by &1. A$ is symmetric, and A$ is PU if and only if A is PU; furthermore, the set [uv: a uv {a$ uv ] forms a cut of G(A). We say that A and A$ are equivalent under cut-switching. We refer to &A as the negation of A. Two matrices A and B are said to be equivalent under switching if A is equivalent under cut-switching to either A or the negation of A.
Beta-Balancedness
Let G be a graph. A signing of G is an assignment of \1 to the edges of G. Suppose that, for every chordless circuit C of G, we assign a [0, 1] value ; C to C. A ;-balanced signing of G is a signing with the property that. for every chordless circuit C, the number of edges of C signed +1 is equivalent to ; C modulo 2.
We now define two interesting classes of graphs. A three-path configuration is a graph of the form described in Fig. 3 , where P i is an induced path of length |P i |, i=1, 2, 3. The second class of graphs consists of the partial wheels; a graph G is a partial wheel with hub v if v is a vertex of degree at least 3 in G, and G&v is a circuit. The following remarkable result is due to Truemper [10] .
Theorem 2.4. Let G be a graph with [0, 1] value ; C assigned to every induced circuit C of G. If G has no ;-balanced signing then G contains an induced subgraph that is either a partial wheel or a three-path configuration, and which has no ;-balanced signing.
Elementary Pivoting
The following theorem about principal pivoting is implied by the quotient formula for the Schur complement (see Cottle et al. Let A be a symmetric matrix. Suppose that A[X] is a nonsingular principal submatrix of A and that there exists X$ X such that A[X$] is nonsingular. Then, by Theorem 2.5, A V X and A V X$ V (X "X$) are equivalent up to cut-switching. We call A V X an elementary pivot if there exists no proper subset X$ of X such that Let A=(a ij ) be a V by V symmetric (0, 1)-matrix. For a loop-vertex v of A, we have
where / v is the submatrix of A indexed by rows V&v and column v. We now describe the graphical effect of an elementary binary pivot. Let v be a vertex of a graph G. We define a graph G_v by replacing the induced sub-
. This operation is called local complementation. The following proposition is immediate from the definitions. where the first and second rows are indexed by u and w. Graphically explaining the binary pivot in this case is more awkward. For a pair of disjoint subsets S, S$ of V we define [S, S$]=[ss$: s # S, s$ # S$]. Let uw be an edge of a graph G. We define sets
G_uw is obtained from G$ by switching the vertex labels u and w.
(Curiously, G_uw=G_u_w_u.) The following proposition follows from these definitions.
LOOP-BALANCED SIGNINGS
In this section we show that, to find a PU-signing of a matrix, we can sign the diagonal without knowing the signs of the nondiagonal entries. Let A be a symmetric (0, 1)-matrix. For a path P of G(A) we denote by } A (P) the number of nonloop-vertices of P. A signing A$=(a$ Proof. Suppose A has no loop-balanced signing. We begin by proving the result in the special case that G(A) is a circuit. We prove the result by induction on the size of A. By (ii), if A has size 3 then A has a loop-balanced signing. Suppose that A has size 4. By (i) and (ii), A has exactly three loop-vertices; let v be a loop-vertex whose neighbours in G(A) are both loop-vertices. Then (A_v)&v is isomorphic to B 1 .
Now suppose that
Then, since A has size at least 5, there exist vertices v, v$, w such that v, w are loop-vertices that are not adjacent in G(A), and v$ is a nonloop-vertex that is adjacent in G(A) to v but not w. Note that G(A_v)&v is a circuit, and A_v&v has an odd number of nonloop-vertices. Furthermore, v$, w are loop-vertices of A_v that are not adjacent in G(A_v)&v; hence (A_v)&v has no loop-balanced signing. Then, by induction, (A_v)&v reduces to B 1 , so A reduces to B 1 , which proves the claim.
We now suppose that there exist loop-vertices v, w and a pair of chordless (v, w)-paths, P 1 =v, x 1 , ..., x a , w and P 2 =v, y 1 , ..., y b , w of G(A) such that } A (P 1 )+} A (P 2 ) is odd. Furthermore, we suppose that the paths P 1 and P 2 are chosen so that |V(P 1 ) _ V(P 2 )| is as small as possible.
Note that in G(A_v), P 1 and P 2 are chordless (v, w)-paths, and } a_v (P 1 )+} A_v (P 2 ) is odd. Hence A_v is not loop-balanceable. Similarly, A_w is not loop-balanceable.
Suppose that x 1 = y 1 we may assume, in this case, that x 1 is a loop vertex, for otherwise we can pivot on v. Now define P$ 1 =x 1 , ..., x a , w and P$ 2 = y 1 , ..., y b , w; P$ 1 and P$ 2 are chordless (x 1 , w)-paths such that } A (P$ 1 )+ } A (P$ 2 ) is odd, and |V P $ 1 _ V P $ 2 | <|V P1 _ V P2 |, which is a contradiction. Hence, we may assume that x 1 { y 1 ; similarly we may assume that x a { y b . We may also assume that x 1 y 1 is not an edge, since otherwise pivoting on v would remove it. Similarly, we may assume that x a y b is not an edge.
If v, x 1 , x 2 , ..., x a , w, y b , y b&1 , ..., y 1 is a chordless circuit then, by the claim, we can reduce A to B 1 . Hence we may assume that there exists an edge x i y j in G(A). Let i be minimum such that x i is adjacent to some y j , and let j be maximum such that y j is adjacent to x i . Let P be the path v, x 1 , ..., x i , y j , ..., y b , w; note that P is chordless. Now let P$ be one of P 1 , P 2 such that } A (P$) } A (P) modulo 2. However, |V(P) _ V(P$)| < |V(P 1 ) _ V(P 2 )|. Hence we have a contradiction to the choice of P 1 , P 2 .
Therefore, for every pair of loop-vertices v, w, and every pair of chordless (v, w)-paths P 1 , P 2 , we have } A (P 1 )#} A (P 2 ) modulo 2; denote by }(v, w) the value } A (P 1 ). We may assume that G(A) is connected, so }(v, w) is well defined modulo 2, for every pair v, w of loop-vertices. Let x 1 be a loopvertex of A. Define a signing A$=(a ij ) of A such that a$ x1x1 =+1 and, for every other loop-vertex v of A, a$ vv =(&1) }(v, x1) . Since A has no loop-balanced signing, A$ is not loop-balanced, so there exist loop-vertices x 2 , x 3 such that a$ x 2 x 2 {(&1) }(x 2 , x 3 ) a$ x 3 x 3 . Therefore }(x 2 , x 3 )+}(x 1 , x 3 )+}(x 1 , x 2 ) is odd.
Let X V be minimal such that X contains x 1 , x 2 , x 3 and G(A[X]) is connected. For each i, j, let P ij be a chordless (x i , x j )-path in G (A[X ] ). The union of any two of the paths P 12 , P 23 , P 13 yields a connected graph containing the vertices x 1 , x 2 , x 3 . Therefore, by the minimality of X, each x # X, is contained in at least two of the paths P 12 , P 23 , P 13 . However, since } A (P 12 )+} A (P 13 )+} A (P 23 ) is odd, there must exist a nonloop-vertex x that is contained in all three paths P 12 , P 13 , P 23 . Then, since the paths P ij are chordless, for i=1, 2, 3, there is a unique (x, x i )-path P i in G(A[X ]), and every edge of G(A[X ]) is on one of these paths.
We claim that A[X ] reduces to B 1 . We may assume that for i=1, 2, 3, x i is the only loop-vertex of A[X ] on path P i , since, otherwise we replace x i by the closest loop-vertex to x on P i , and redefine X accordingly. Furthermore, we may assume that P i has length 1, since otherwise we shorten P i by pivoting on x i , and then deleting x i from X. Then A[X ]_ x 1 _x&x is isomorphic to B 1 . K
BALANCEABLE MATRICES
We begin this section by proving some basic facts about circuits. a balanced signing. The following lemma is a generalization of a theorem of Camion [7] for totally unimodular matrices. We define an obstruction to be a symmetric (0, 1)-matrix, that does not reduce to B 1 , that does not admit a PU-signing, and that does not reduce to any smaller matrix with these properties. The following proposition removes some trivial cases; the proof is left as an exercise. Note that if A is an obstruction, then G(A) is connected, and G(A) is neither a path nor a circuit. There are, up to isomorphism, just four such graphs with at most four vertices. Proposition 4.6. Every obstruction has size at least 5.
Lemma 4.7. If A is an obstruction, then A is equivalent under binary pivoting to a non-balanceable obstruction.
Proof. Suppose, by way of contradiction, that A is an obstruction and every matrix equivalent to A under pivoting is balanceable.
Claim Suppose that A has a loop-vertex x. Let y be a neighbour of x in G(A). We may assume that y is a not a loop-vertex, since otherwise we could make y a nonloop-vertex by pivoting on x. Both A[[x]] and A[[x, y]] are nonsingular. Then, by the claim, G(A)&x and G(A)&x& y are both circuits, which is clearly impossible. Hence A has no loop-vertices.
Since A has no loop-vertices and A does not reduce to B 1 , G(A) is bipartite. By the claim, for every edge vw of G(A), G(A)&v&w is a circuit. Let v 1 , v 2 , v 3 , v 4 be consecutive vertices in any such circuit. We may assume that v 1 v 4 is not an edge, since otherwise we can remove the edge by pivoting on v 2 v 3 . Since G(A)&v 2 &v 3 is a circuit and v 1 v 4 is not an edge, v 1 has degree 3 in G(A). However, v 1 is adjacent to neither v 3 nor v 4 , which contradicts that G(A)&v 3 &v 4 is a circuit. K
NONBALANCEABLE MATRICES
The problem has now simplified to finding the nonbalanceable obstructions. This task is made easy by the following lemma. Proof. If A_X is balanceable then, by Lemma 4.5 
is a circuit, a contradiction. Therefore, A_X is a nonbalanceable obstruction. Now suppose that X= [v] , and that N G(A) (v) is a stable set of G(A). Then N G(A) (v) induces a clique of G(A_v). However, by Lemma 5.1, G(A_v) is a three-path configuration or a partial wheel, so it must be the case that G(A_v) is the complete graph on 4 vertices, contradicting Proposition 4.6. K Lemma 5.3. Let A be a nonbalanceable obstruction such that G(A) is a three-path configuration. Then G (A) is isomorphic to G(B 3 ) .
Proof. First suppose that G(A) is a three-path configuration of Type 1 or Type 2. Let w be a vertex of degree 3 in G(A) such that N G(A) (w) is a stable set. By Lemma 5.2, w is not a loop-vertex. If all three vertices adjacent to w in G(A) are loop-vertices then A is not loop-balanceable, which, by Lemma 3.3, is a contradiction. Therefore there exists a nonloopvertex v adjacent to w in G(A). This is depicted in Fig. 4 . G(A)&v&w is not a circuit; so, by Lemma 5.2, A_vw is nonbalanceable. Therefore, by Lemma 5.1, G(A_vw) is a three-path configuration or a partial wheel. Note that, in G(A_vw), either w is adjacent to a vertex of degree at least 4, or v is adjacent to a vertex of degree 1. This is a contradiction, since a three-path configuration or a partial wheel can have neither a vertex of degree 1 nor a vertex of degree 2 that is adjacent to a vertex of degree at least 4. Now, suppose that G(A) is a three-path configuration of Type 3, and that G(A) is not isomorphic to G(B 3 ), one of the paths, say P 3 , has length at least 2. Let v be an end vertex of P 3 , and let w be the vertex of P 3 that is adjacent to v, as depicted in Fig. 5 . By Lemma 5.2, w is a nonloop-vertex. G(A)&v is not a circuit, so, by Lemma 4.5, if v is a loop-vertex then A_v is nonbalanceable. However, G(A_v) is neither a three-path configuration nor a partial wheel, which is a contradiction. Therefore we may assume that v is a nonloop-vertex. Now G(A)&v&w is not a circuit; so, by Lemma 5.2, A_vw is nonbalanceable. However, G(A_vw) is neither a three-path configuration nor a partial wheel, which is a contradiction. K However, G(A_vw) contains an edge v$w$ such that G(A_vw)&v$&w$ is not connected, so G(A_vw) is neither a partial wheel nor a three-path configuration, contradicting Lemma 5.1. Thus, we may assume that at least one of v and w is adjacent to x. Then neither v nor w may be adjacent to any vertex of C other than x; this is depicted in Fig. 6 . In this case A must have size at least 7.
Suppose that v is a loop-vertex. Then, by Lemma 5.2, G(A_v) is a threepath configuration or a partial wheel. However, G(A_v) has a pair of vertex disjoint circuits, so it is not a partial wheel. Therefore, G(A_v) is a three-path configuration, so, by Lemma 5.3, G(A_v) is isomorphic to G(B 4 ), contradicting that A has size at least 7. Hence, we may assume that v (and, similarly, w) is not a loop-vertex. Suppose that G(A) is isomorphic to G 1 . By Lemma 5.2, 2 is not a loopvertex of A. We may assume that neither 3 nor 5 are loop-vertices of A, since G 1 _3 and G 1 _5 are both isomorphic to G 2 . Therefore one of 1,4 must be a loop vertex; we assume by symmetry that 1 is a loop-vertex. However, G(A_1_5_2) is a path, so A is not an obstruction.
Suppose that G(A) is isomorphic to G 4 . By Lemma 5.2, 3, 4 and 5 are all not loop-vertices. However, G 4 &1 is an odd circuit, so either 2 or 6 must be a loop-vertex; we assume by symmetry that 2 is a loop-vertex. G(A_2) and G(A_2_45) are depicted in Fig. 9 . (The vertices indicated by squares may or may not be loop vertices.) By Lemma 5.2, 1 is a nonloop-vertex in A_2, and 6 is a nonloop-vertex of A_2_45; hence, 1 and 6 are both loop vertices of A. Thus, the loop-vertices of A are 1, 2 and 6, so, A_1 is isomorphic to B 4 .
Suppose that G(A) is isomorphic to G 3 . By Lemma 5.2, 3, 4, and 5 are all not loop-vertices. However, G 3 &1 is an odd circuit, so either 2 or 6 Fig. 9 . Pivoting in G 4 . must be a loop-vertex; we assume by symmetry that 2 is a loop-vertex. However G(A_2) is isomorphic to G 4 , so A reduces to B 4 .
Finally, suppose that G(A) is isomorphic to G 5 . There are, up to isomorphism, five choices for the loop-vertices of A&1 so that A&1 does not reduce to B 1 . Each choice uniquely determines whether or not 1 is a loop-vertex; the possibilities are depicted in Fig. 10 . A i _1&1 reduces to B 1 for i=1, 2, 3, 5, so these matrices are not obstructions. A 4 _4 is isomorphic to B 3 . K
